INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	APPLIC			10/0	700,214			
(Use several sheets if necessary)	APPLICANT Laung-Terng Wang et al							
(Use several sheets if necessary)		FILING DATE February 27, 2002			GROUP 2184			
U.S. PA	TENT DOC	UMENTS						
MITER DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING D			
6.240,377	05/2001	Kai et al	703	24				
6,199,031	03/2001	Challier et al	703	14				
6.122,762	09/2000	Kim	714	726				
<i>V</i>				R	ECEIV	/ED		
		(1)			UN 2 7	2002		
				Techr	iplogy Cen	Hor 91		
				100111	plogy cen	101 21		
					ļ			
					<u></u>			
FOREIGN F	PATENT DO	OCUMENTS						
DOCUMENT NUMBER	DATE	DATE COUNTRY	CLAS	S SUBCLASS	TRANSLATION			
					YES	NO		
			 		ļ	 		
						<u> </u>		
OTHER DOCUMENTS (Including	a Author, 7	itie, Date, Per	tinen	t Pages, E	tc.)			
	3			300, =	···,			
					 .			
								
								
1 1 1 / 1			F					
		•	ľ					

٠ .						SHEET 1	_ OF _					
FORM PTO-1449 (MODIFIED)	U.S. Department of Commerce Patent and Trademark Office	ATTY. DOCKET NO.			SERIAL NO. 10/086,214							
)) S	NFORMATION DISCLOSURE TATEMENT BY APPLICATE	PPLIC		Terng	Wang et al							
(Use several sheets if necessary) FILING DATE February 27, 2002						GROUP 2184						
	U.S. PATE	NT DOC	UMENTS									
EXAMINER NITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DA IF APPROPE						
W	5,488.688	01/1996	Gonzales et al	714	34							
	5,491,793	02/1996	Somasundaram et al	714	45							
	5,544,311	08/1996	Harenberg et al	714	40							
	5,724,505	03/1998	Argade et al	714	45							
	5,828,824	10/1998	Swoboda	714	25 DEC	FIVE	D					
.	5,828,825	10/1998	Eskandari et al	714	27	- 00	n2					
	5,881,067	03/1999	Narayanan et al	714	726 JUN		UE					
	6,249,893	06/2001	Rajsuman et al	714	74 Technol	ogy Cente	7210					
1/2/	6,308,290	10/2001	Forlenza et al	714	724							
	FOREIGN PAT	rent do	CUMENTS									
	. DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION						
						YES	NO					
h 01	THER DOCUMENTS (Including A	uthor, T	itle, Date, Pert	inent	Pages, Et	c.)						
Qu	J. Ghosh-Dastidar et al, "A Rapid and Scalable Diagnosis Scheme for BIST Environments with a Large Number of Scan Chains," Proc., IEEE VLSI Test Symposium, pp. 79-85, 2000. /COPY ENCLOSED/											
	—M. Abromovici-et-al, Digital-Systems-Testing-and-Testable-Design, Computer-Science-Press, New-York, 1990———————————————————————————————————											
	MCrouch; Design-for-Test-for-Digital-IG's-and-Embedded-Gore-Systems, Prentice-Hall-PTR, New Jersey, 2000 // COPY UNAVAILABLE/											
	Nadeau-Dostie, Design for At-Speed Test, Diagnosis and Measurement, Kluwer-Academic Press, Norwell, MA, 2000 /COPY UNAVAILABLE/											
	IEEE, IEEE Standard Test Access port and Boundary Scan Architecture: IEEE Std 1149.1-1990 (Includes IEEE Std 1149.1-1993), IEEE Computer Society, New York, Oct. 21, 1993 /COPY UNAVAILABLE/											
EXAMINER	DATE CO	NSIDERE	D , /	10	سر ۵ سر							

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.